I. INTRODUCTION

S
UPERCONDUCTING circuits can perform logic operations with extremely high energy efficiency compared to semiconductor CMOS integrated circuits [1] , [2] . However, because superconducting circuits such as the single-flux-quantum (SFQ) circuit [3] , [4] and its modified versions [5] - [9] , use the magnetic flux quantum as the information carrier, superconducting circuits are sensitive to external magnetic flux. Magnetic flux trapped inside the superconducting circuit affects the circuit operation [10] .
To prevent the influence of undesired magnetic flux trapping, holes in the ground plane of the superconducting circuit, called moats, have been used [11] , [12] . By trapping the The authors are with the Department of Electrical and Computer Engineering, Yokohama National University, Yokohama 240-8501, Japan (e-mail:, yamanashi-yuki-kr@ynu.ac.jp; imai-hibiki-gk@ynu.jp; nyoshi@ynu. ac.jp).
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Digital Object Identifier 10.1109/TASC.2018.2836971 magnetic flux quanta in moats that are distant from a critical part of the superconducting circuit, the influence of the trapped magnetic flux can be avoided. So far, the optimum shape and placement of the moats have been experimentally investigated [10] , [13] - [19] . Material suitable for the superconducting ground plane has been investigated to efficiently trap the flux quantum in the moat [20] . How the moat attracts the magnetic flux has been theoretically and numerically analyzed [21] , [22] . In the previous studies, the influence of the flux quanta trapped in moats on superconducting circuit operation have been ignored. However, to build highly-integrated superconducting circuits by using more advanced fabrication processes, the influence of trapped flux quanta in moats on circuit operation should be of concern because the distance between signal lines and moats can be short. Investigation of the influence of a trapped flux quantum in a moat is also important for high-sensitivity superconducting circuits that use magnetic coupling, such as reciprocal quantum logic [8] and quantum flux parametron (QFP) circuits [9] , [23] . Moreover, this investigation is important to determine the practical integration limit of the superconducting circuits.
In this study, a calculation model that estimates the magnetic flux threading signal lines in the superconducting circuit by the trapped flux quantum in the moat from the circuit layout was investigated. Magnetic flux threading signal lines was measured by using a dc-SQUID that has a moat near the signal line. The influence of the trapped flux quantum in the moat on the operation of adiabatic QFP (AQFP) was investigated.
II. NUMERICAL ANALYSIS
The influence of the flux quantum trapped in the moat on the superconducting circuit operation can be estimated by calculating the magnetic flux threading a signal line in the circuit, assuming the existence of a moat where the flux quantum is trapped. To analyze the magnetic flux threading a signal line numerically using conventional electromagnetic analysis, we devised a calculation model. Fig. 1(a) shows the layout, crosssectional view, and superconducting current distribution caused by the flux trapping in a moat around the moat when one flux quantum is trapped in the moat. Fig. 1(b) shows the layout and cross section of the calculation model corresponding to the layout shown in Fig. 1(a) . As shown in Fig. 1(a) , the superconducting current in the surface of the ground plane, caused by the trapped flux quantum in the moat, exponentially decays as a function of distance from the edge of the moat according to the London equations [24] , [25] . Magnetic flux threading the signal 1051-8223 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. line of the superconducting circuit that is placed near the moat can be determined by calculating the magnetic field distribution around the moat. However, applying the current distribution with exponential decay as shown in Fig. 1(a) , in a conventional electromagnetic analysis tool is difficult. In our calculation model, the uniform superconducting current is applied to a one-turn superconducting coil with the width of London penetration of the superconducting penetration depth λ L by changing λ L of the one-turn superconducting coil in the electromagnetic calculation. Fig. 2 shows the layout we analyzed, the corresponding calculation model, and the equivalent circuit of the calculation model. In this analysis, we assumed the use of the National Institute of Advanced Industrial Science and Technology (AIST) 2.5 kA/cm 2 Nb standard process 2 (AIST-STP2) with four superconducting layers including the ground plane [26] , [27] . In this fabrication process, λ L of each superconducting layer is approximately 80 nm. By making a small gap in the one-turn superconducting coil that has the width of λ L of the ground plane and the same thickness as the ground plane, the uniform superconducting current can be applied by connecting a current source to terminals 3 and 4 in Fig. 2(b) in the electromagnetic analysis tool. The electromagnetic distribution near the surface of the superconductor can be approximated with high accuracy by using this model [28] .
Assuming one flux quantum is trapped in the moat with width w and length l, the current I moat flowing in L moat , which is the inductance between terminals 3 and 4 in Fig. 2(b) , is represented by
where Φ 0 is the flux quantum. Hence, the flux linkage Φ threading L sig , the inductance of the signal line, can be calculated using mutual inductance between L sig and L moat , M as
By substituting L moat and M calculated by the inductance extraction tool into (2), the flux linkage Φ can be calculated. Though magnetic flux threading the signal line by the flux quanta trapped in moats can be calculated by using the latest version of the InductEX software [29] , [30] , flux linkage can be calculated using a conventional inductance extraction tool such as FastHenry [31] by our calculation model.
We calculated dependence of flux linkage Φ on distance d between the signal line and moats with sizes of 1 µm (width) × 1 µm (length), 1 µm × 10 µm, and 3 µm × 10 µm assuming one flux quantum is trapped in moats of various sizes. A 1.2 µm × 13.2 µm signal line composed of the counter (COU) layer of the AIST-STP2 was assumed in our calculation. Therefore, the thickness of the superconducting and insulating layers of the circuits was set to be those of the AIST-STP2. The width and length of the signal line is the typical size of an output inductor of the AQFP buffer cell [32] . We set the small gap between terminals 3 and 4 to be 0.1 µm. The London penetration depth of the one-turn superconducting coil was set to be 1 µm to apply uniform current to the one-turn coil.
We calculated the magnetic flux threading the signal line using this calculation model and the inductance extraction tool InductEX [30] . Fig. 3 shows the calculated dependence of the magnetic flux threading the signal line on the distance between 
III. EXPERIMENTAL
We experimentally evaluated the magnetic flux threading the signal line when one flux quantum is trapped in the moat. Fig. 4 shows the layout of the test circuit implemented by AIST-STP2 [26] , [27] . The dc-SQUID, which was composed of two Josephson junctions (JJs) with a critical current of 200 µA, was used to measure the flux linkage. The SQUID loop was composed of two JJs, the signal line implemented by the COU layer with size 1.2 µm × 13.2 µm, two ground contacts (GCs), and the ground plane. Rectangle-shaped moats of various sizes were placed near the dc-SQUID signal line at distances of 1 µm, 2 µm, and 3 µm. In the measurement sequence, test chips were cooled to 4.2 K in liquid helium. To trap the flux quantum in the moat, an on-chip coil was used. During the chip cooling process, the appropriate dc current was supplied to the on-chip coil composed of the control (CTL) layer. After cooling, the dc current was switched OFF and the I-V characteristic of the dc-SQUID was measured. To repeat the I-V measurements, we employed an on-chip heating technique [33] . By applying a dc voltage of 4 V to the on-chip 50 Ω resistor to warm the chip and break its superconductivity, the trapped flux quantum could be removed. The I-V characteristic of the dc-SQUID was measured after turning OFF the dc voltage and the measurement was repeated ten times by repeating this cycle. We compared the I-V characteristics of the dc-SQUID with and without flux trapping in the moat and measured the shift in threshold current (ΔI th ). The threshold current was obtained by measuring the minimum applied current value, when the dc-SQUID switches to the finite voltage state using a source meter and a nanovoltmeter. Fig. 5 shows the dependence of ΔI th of the dc-SQUID with a moat size of 1 µm × 1 µm. Fig. 5 shows the step-shaped ΔI th characteristic. This means we can control the number of flux quanta trapped in the moat by adjusting the dc current applied to the on-chip coil (I coil ). In this case, we employed an I coil of 0.4 mA to ensure the trapping of one flux quantum. By measuring ΔI th and the periodicity of the threshold characteristic of the dc-SQUID, we estimated the magnetic flux threading the signal line of the dc-SQUID. IV. RESULTS AND DISCUSSION Fig. 6 shows the measured dependencies of the magnetic flux threading the SQUID loop on the distance d between the SQUID and the moat. The calculated dependencies mentioned in Section II are also shown in Fig. 6 . Measured results agree well with the calculated results. The discrepancy between the measured and analyzed result is large in the case of the 3 µm × 10 µm moat. This is thought to be caused by the lack of contribution of the magnetic field induced by the superconducting current in the small-gap region in the numerical analysis. When one flux quantum is trapped in the 1 µm × 10 µm moat, which is the typical moat size of the SFQ cell library [34] , distant from the signal line by 1 µm, magnetic flux threading the signal line is approximately 1.2% of the flux quantum.
To estimate influence of the trapped flux quantum in the moat, we simulated the circuit operation of AQFP using the analog circuit simulator JSIM [35] . Fig. 7 shows the equivalent circuit of the AQFP buffer cell. The critical currents of the JJs of the AQFP buffer cell are 50 µA. Output inductance L out of the AQFP buffer cell was 27.9 pH, which corresponds to the inductance of the 1.2 µm × 13.2 µm COU layer. We evaluated the device margin of the JJs of the AQFP buffer cell assuming 1.2% of flux quantum threading the output inductance L out . Fig. 8 shows the simulated dependence of the JJ device margin of the AQFP cell, which corresponds to tolerate the change of the critical current of the JJ on the magnetic flux threading the output inductance. When the 1.2% of flux quantum threads the output inductance, the JJ device margin of the AQFP buffer deteriorates to 6.3%, whereas the JJ device margin is 10% when no magnetic flux threads. The existence of 3.5% of the flux quantum is critical for the operation of the AQFP circuit. These results provide a useful design guideline of the moat for not only large-scale AQFP circuits, but also for future superconducting circuits with high integration level.
V. CONCLUSION
We investigated the influence of magnetic flux trapped in a moat on the operation of superconducting circuits. To estimate the influence of the trapped flux quantum, we devised a calculation model in which conventional inductance extraction tools can be used. We quantitatively measured the magnetic flux threading a signal line in superconducting circuits, caused by the magnetic flux trapped in the moat placed near the signal line. The measured flux linkage agreed well with the analysis results using the calculation model. We estimated the reduction in the device margin of the AQFP buffer for a typical moat size with distance from the signal line.
